LPC1768FET100 ARM Microcontrollers

Technical Specifications of LPC1768FET100,551

LPC1768FET100 General Description

The LPC1769, LPC1768, LPC1767, LPC1766, LPC1765, and LPC1763, all based on the ARM Cortex-M3, are highly integrated, low-power microcontrollers designed for embedded applications. The Arm Cortex-M3 is a next-generation core with improved system features like streamlined debugging and tighter integration of support blocks. Up to 100 MHz of CPU speed is available on the LPC1768/67/66/65/64/63. The maximum CPU frequency supported by the LPC1769 is 120 MHz. The Arm Cortex-M3 central processing unit (CPU) has a three-stage pipeline based on the Harvard design, which features local instruction and data buses and a third bus for peripherals. In addition to its speculative branching capabilities, the Arm Cortex-M3 CPU features an internal prefetch unit.

Features And Benefits

• LPC1768/67/66/65/64/63) or up to 120 MHz for an Arm Cortex-M3 processor operating at maximum frequencies (LPC1769). There is an eight-region Memory Protection Unit (MPU) present.
• Nested Vectored Interrupt Controller built into the Arm Cortex-M3 (NVIC).
• Flash programming memory on-chip of up to 512 kB. Thanks to an improved flash memory accelerator, a high-speed 120 MHz operation is possible with no wait states.
• The on-chip bootloader software allows for In-System Programming (ISP) and In-Application Programming (IAP).

On-chip SRAM includes:

• A local code/data bus and 32/16 kB of SRAM on the CPU allows for high-performance CPU access. The four power-saving modes are sleep, Deep Sleep, Power-Down, and Deep Power-Down.
• Only one 3.3 V power source (2.4 V to 3.6 V).
• Four external interrupt inputs with edge/level sensitivity can be configured. Edge-sensitive interrupt sources can be used with any pin on Ports 0 and 2.
• Input from a non-maskable interrupt (NMI).
• The ability to reflect the CPU clock, USB clock, IRC clock, RTC clock, and central oscillator clock through a clock output function.
• Since the clocks are stopped in deep sleep, power-down, and deep power-down modes, the Wake-up Interrupt Controller (WIC) enables the CPU to automatically wake up from any priority interrupt that may happen during that time.
• Any interrupt capable of operating during Power-down mode, including external interrupts, RTC interrupts, USB activity, Port 0/2 pin interrupt, CAN bus activity,  and NMI can wake up the processor from Power-down mode.
• Brownout detection with different thresholds for forced reset and interrupt.
• Reset on power-up (POR).
• Crystal oscillator with a 1 to 25 MHz operating frequency range.
• Internal RC oscillator running at 4 MHz with optional system clock functionality and accuracy trimmed to 1%.
• PLL eliminates the requirement for a high-frequency crystal and enables CPU operation at the maximum CPU rate. The RTC oscillator, internal RC oscillator, or main oscillator can be powered.
• For more flexibility, use USB PLL.
• Code Read Protection (CRP) with various levels of security
• A serial number specific to the device for identification.

Functional Description

● Arm Cortex-M3 Processor

Arm’s Cortex-M3 microprocessor is a 32-bit, general-purpose chip with impressive speed and low power consumption. The Arm Cortex-M3 has a Thumb-2 instruction set, soft interrupt latency, hardware divide, interruptible/continuous multiple load and store instructions, automatic state save and restore for interrupts, a tightly integrated interrupt controller with a wake-up interrupt controller, and numerous core buses. In order to ensure that the processing and memory systems can function continuously, pipeline techniques are used. In the time it takes to execute a single instruction, two others will have been fetched from memory and decoded.

● On-Chip Flash Program Memory

The LPC17xx has on-chip flash memory with a maximum capacity of 512 kilobytes. A new two-port flash accelerator has been developed to get the most out of the two lightning-fast AHB-Lite buses.

● On-Chip Sram

The LPC17xx has 64 kilobytes of static RAM on the chip. Two additional SRAM blocks of 16 kB each are located on a dedicated slave port on the AHB multilayer matrix, in addition to the leading 32 kB SRAM that can be accessed by the CPU and DMA controller via a faster bus. This design makes all three RAMs available simultaneously to the CPU and DMA, which greatly improves performance.

● Memory Protection Unit (Mpu)

Memory Protection Units (MPUs) like the one found on the LPC17xx can lock down sensitive information within a user’s program, making for a more trustworthy embedded system.

By preventing processes from accessing one another’s data, blocking access to memory regions, defining memory regions as read-only, and detecting random memory accesses that could cause system failure, the MPU makes it possible to partition processing tasks. The memory protection unit (MPU) partitions memory into secure areas and blocks unauthorized access to specific areas. The MPU supports a maximum of 8 regions and 8 subregions per region. If an attempt is made to access a memory address that is not part of the MPU regions or is not allowed by the region setting, the Memory Management Fault exception will be thrown.

● Interrupt Sources

There is only one interrupt line from each peripheral device to the NVIC, but each device may have multiple interrupt flags. A single interrupt flag can represent various interrupt sources. A rising edge, falling edge, or both can be programmed to trigger an interrupt on any 42 pins available across Port 0 and Port 2 (the two ports).

● Pin Connect Block

You can assign multiple purposes to individual pins using the microcontroller’s pin connect block. Configuration registers operate the multiplexers that mediate communication between the pin and the on-chip peripherals. Before turning on a peripheral and enabling any associated interrupts, ensure it is connected to the correct pins. Any enabled peripheral function without a corresponding pin should be treated as if it were not doing anything. Open-drain outputs, pull-up, pull-down, and no resistor settings are available for most pins.

Conclusion

The LPC1768FET100,551 is a highly integrated, low-power-consumption, 100MHz Cortex-M3 microcontroller unit with 512kB flash, 64kB SRAM, Ethernet, and USB for embedded applications. It has a media access controller (MAC) for Ethernet, a USB device, an 8-channel DMA controller, an interface for quadrature encoders, a PWM with six outputs, an ultra-low power real-time clock with a battery backup, and up to seventy I/O pins for other uses.

Contact ICRFQ, your one-stop shop for purchasing electronic components in China, if you need further information or wish to place an order for the LPC2368FBD100. We will work hard to ensure you get the best possible products at affordable prices.