Part Number: M24512-WMN6TP

Manufacturer: STMicroelectronics

Description: EEPROM 512Kb and 256Kb Ser

Shipped from: Shenzhen/HK Warehouse

Stock Available: Check with us

Technical Specifications of M24512-WMN6TP

Datasheet  M24512-WMN6TP datasheet
Category Integrated Circuits (ICs)
Family Memory
Manufacturer STMicroelectronics
Packaging Tape & Reel (TR)
Part Status Active
Format – Memory EEPROMs – Serial
Memory Type EEPROM
Memory Size 512K (64K x 8)
Speed 1MHz
Interface I2C, 2-Wire Serial
Voltage – Supply 2.5 V ~ 5.5 V
Operating Temperature -40°C ~ 85°C (TA)
Package / Case 8-SOIC (0.154″, 3.90mm Width)
Supplier Device Package 8-SO

M24512-WMN6TP Description

A 512 Kb EEPROM with I2C compliance is the M24512. It is formatted in a 64K by 8 Bit manner. The M24512-W, M24512-R, and M24512-DF may all be operated with input voltages ranging from 2.5 V to 5.5 V, 1.8 V to 5.5 V, and 1.7 V to 5.5 V, respectively. These gadgets can all continue functioning at 1 MHz or lower clock speeds and temperatures between -40 and +85 degrees Celsius.

The M24512-D contains an additional “identifying page” (128 bytes). The identification page can hold application data essential to the system’s operation before being permanently locked in read-only mode. This is something you can do whenever you want.

M24512-WMN6TP Features

  • sequential and random read modes
  • Secure writing throughout the entire memory array
  • A higher level of ESD/latch-Up protection
  • 4 million or more write cycles
  • Over 200 years of data storage

Signal Description

Serial timer (SCL)

The signal sent to the SCL input is used to output the data currently on SDA as well as strobe the currently available on SDA (in) (out).

A sort of input/output that enables data to be sent into and out of the device over a serial connection is known as serial data (SDA) or Serial Data Attachment (SDA). Other open drain or open collector signals on the bus may be joined with SDA(out) using wire-OR if there are any. This is possible since SDA(out) is an open drain output.

Writing command (WC)

This input signal protects the entire memory’s contents from accidental write operations. Writing to the RAM cache is suspended when the WC is cranked all the way up. Write operations are allowed when the WC register is either driven low or left floating. The device select and address bytes are recognized but not the data bytes when the writing control (WC) is turned high.

Operating voltage is provided by supply voltage (VCC) (VCC). The [VCC(min), VCC(max)] range must be applied with a proper and steady VCC voltage before selecting the memory and sending commands to it. It is advisable to put a capacitor (often in the 10-100 nF range) across the VCC line and the VCC/VSS package pins for a consistent DC supply voltage. If the instruction is a write, the voltage must remain constant until the internal write cycle is finished (tW).

Power-up circumstances

The voltage of the VCC supply must gradually rise from 0 V to the required minimum operational voltage.

Reset the device

A power-on-reset (POR) circuit is incorporated into the device to stop unintentional writing operations during the power-on phase. The device won’t respond to any commands when it is first turned on until the VCC voltage reaches the internal reset threshold voltage. The minimum operating voltage necessary for the VCC supply is lower than this threshold.

The device is reset and switched into standby power mode when VCC rises above the POR threshold. However, access to the device is not permitted until VCC reaches a legitimate and stable DC voltage that is between [VCC (min) and VCC (max)]. Similarly, the device cannot be used during the power-down procedure (constant reduction in VCC) or when the VCC level drops below VCC (min). When VCC falls below the power-on-reset threshold voltage, the gadget becomes unresponsive.

Power-down circumstances

During power-down, the device must be in standby power mode as VCC gradually drops (if there isn’t an internal writing cycle running, the mode is determined by decoding an end condition

Starting Point

A falling edge in the serial data (SDA) stream and a high state of the serial clock (SCL) are indicators of the start condition. A start condition must be established before any data transmission command. Except when executing a write cycle, the device continuously checks the serial data (SDA) and serial clock (SCL) for a start condition.

Stop Situation

While the serial clock (SCL) remains steady and is driven high, a rising edge of the serial data (SDA) signal signals that stop has been achieved. After a stop condition is satisfied, communication between the device and the bus master is terminated. To force the device into standby mode, it is feasible for a halt condition to arrive after a read instruction that NoAck follows. The internal write cycle is initiated when a stop condition is detected at the conclusion of a write command.

Data Entry

Serial data, also known as SDA, is sampled each time data is read from the device and is done so on the rising edge of the serial clock (SCL). The serial data signal must only change when the serial clock (SCL) signal is driven low to guarantee that the device operates correctly during the rising edge of the serial clock (SCL).

Recognize a little (ACK)

The acknowledge bit can show that a byte transfer was accomplished. Regardless of whether it is the bus master or a slave device, the bus transmitter releases serial data, also known as SDA, after transferring eight bits of data. During the ninth clock pulse period, the receiver will “pull low” the serial data (SDA) line to demonstrate that it has successfully received all eight data bits.

operation reads

Read operations are still performed no matter how the write control (WC) signal is provided. The internal address counter of the device advances one step after a successful read operation to refer to the position of the next byte. After reading a byte, the gadget waits for confirmation until the 9th bit of the time has passed, which causes data to be sent out (and received). If the bus master does not respond after the ninth attempt, the device will stop transferring data and go into standby mode.

Arbitrary address read

A dummy write is first performed to load the address into this address counter, but no stop condition is sent at this time. The device choice code will be sent once more by the bus master, this time with the RW bit set to 1. After acknowledging the request, the apparatus acknowledges this and sends the data in the addressed byte. The transfer must end with a stop condition after the bus master is needed to refuse to acknowledge the byte.

Read current address

The bus master will only send a device choice code with the RW bit set to 1 for the current address read operation following a start condition. The RW bit will be shown to be set by this code. The device acknowledges this and then sends the byte pointing to the internal address counter. The counter is then increased after that.


If you need additional information or wish to order M24512-WMN6TP, you’ve come to the correct place. Give us a call at ICRFQ, your leading electronic distributor in China, and we will ensure you receive the best goods at a reasonable price.

4.8/5 - (397 votes)
Kevin Chen