Part Number: NB6N14SMNG

Manufacturer: onsemi

Description: Clock Buffer HF LVDS FANOUT BUFF/ TRANS

Shipped from: Shenzhen/HK Warehouse

Stock Available: Check with us

Technical Specifications of NB6N14SMNG

Datasheet  NB6N14SMNG datasheet
Category Integrated Circuits (ICs)
Family Clock/Timing – Clock Buffers, Drivers
Manufacturer ON Semiconductor
Series AnyLevel? ECLinPS MAX?
Packaging Tube
Part Status Active
Type Fanout Buffer (Distribution), Translator
Number of Circuits 1
Ratio – Input:Output 1:4
Differential – Input:Output Yes/Yes
Output LVDS
Frequency – Max 2GHz
Voltage – Supply 3 V ~ 3.6 V
Operating Temperature -40°C ~ 85°C
Mounting Type Surface Mount
Package / Case 16-VFQFN Exposed Pad
Supplier Device Package 16-QFN (3×3)

NB6N14SMNG Description

The NB6N14SMNG is a 16-pin QFN package that functions as a 3.3V 1:4 Any Level differential input to LVDS fanout buffer/translator. It is a part of the National Semiconductor Corporation. This 1:4 differential clock or data receiver can accept input from any differential signal level, including LVPECL, CML, and LVDS, among others. Before being utilized to deliver four identical copies of the clock or data at speeds of up to 2GHz or 2.5Gb/s, these signals will first be transformed into LVDS.

The NB6N14S is an excellent choice for delivering clock and data in various applications such as SONET, GigE, fiber channels, and backplanes. It has a wide input common-mode range that extends from GND + 50mV to VCC – 50mV. This is an incredibly impressive feature. The NB6N14S is a versatile device that can convert a broad variety of differential or single-ended clock or data inputs to the typical LVDS output levels of 350 mV thanks to its input termination resistors that are 50 ohms in value.

NB6N14SMNG Features

  • The maximum frequency of the input clock is more than 2 GHz.
  • Maximum input data rate > 2.5Gb/s.
  • 1ps maximum RMS clock jitter.
  • Jitter that is reliant on the data is typically 10 ps.
  • an average delay in propagation of 380 picoseconds
  • Rise and fall times are typically 120 milliseconds.
  • TIA/EIA – 644 compatible with its standards.
  • Compatible in a functional sense with other 3.3V LEVEL, LVEP, EP, and SG devices already in use.

Clock Buffer

An integrated circuit (IC) known as a clock buffer is responsible for replicating a clock signal and transmitting it to many receiver ICs that need to operate at the same frequency. The vast majority of integrated circuits (ICs) are capable of performing the function of a clock buffer. A buffer’s reference clock can be taken from either the clock of the system, an external clock source, or a clock source located locally. You can get clock buffers on the market with anywhere from two to 10 or even more outputs.

Some of these clock buffers even have more than ten outputs. Since clock buffers are integrated circuits, they can perform logical operations such as translating signal formats, converting voltages, multiplexing inputs and splitting input frequencies. Clock buffers provide a voltage translation function, making these activities significantly easier to carry out. These additions save prices and board space requirements because they do away with the need for additional timing components, transition circuitry, and external voltage dividers.

What is the key distinction between a standard buffer and a clock buffer?

A component is said to be a buffer if, once given a signal, it can reproduce the same signal at the component’s output. In the same manner that repeaters are present in the lines responsible for conveying telephone signals, a buffer can be thought of in the same way as a repeater. This occurs as a result of the fact that a buffer will only retransmit the signal that it is now receiving. Within the wires that carry telephone signals, repeaters can be found at various points. You may have noticed that the standard basic cell libraries give users the option to utilize either one of two unique buffers (or logic gates):

A buffer for the accumulated amount of time that has been spent waiting. Because it is essential to ensure that clock distribution networks continue to keep precise time, specific characteristics are built into clock buffers (clock trees). To be considered an excellent illustration of its type, a clock tree buffer needs to have a number of the qualities that will be discussed further down: However, it is not possible to achieve these perfect qualities for every buffer at every technical node in the production process. To get any closer, you will likely need to approach these dwellings in reasonably close proximity.

  • Equal rise and fall times
  • Fewer delays
  • Fewer delay variations with PVT and OCV

Normal buffer/data buffer: For a data buffer, the above properties are usually less desired; usually, we can say that the following differences may exist between a clock buffer and a normal buffer:

In SoCs, clock routing occurs in the metal layers above the signal routing. As a direct result, the clock pins of certain clock buffers are positioned in higher metal layers to be more readily accessed from these layers. Because they are now incorporated into the design of the standard cell, there is no longer a requirement in the clock distribution network for vias to be present in the network. The pins of a data buffer should be confined to the layers underneath it.

It has been determined that the temporal buffers have achieved equilibrium. To put it another way, clock buffers’ rise times and fall times are very similar. This is the case given that duty cycle distortion in the clock tree will occur if the clock buffers are not balanced. As the minimum pulse width violation example demonstrates, this distortion can lead to pulse width violations. These violations can occur even at the lowest possible frequency. Nevertheless, depending on the context, data buffers can adjust to either the peak or the trough periods. To restate, they do not require a PMOS/NMOS size that is 2:1, which means that they can be smaller than clock buffers.

Clock buffers have a higher overall power consumption than other types of memory due to the abovementioned factors.

Compared to their regular buffer equivalents, clock buffers are often characterized by higher driving force capacity. Clock buffers are sometimes referred to by their other name, frequency buffers. The current implementation of a clock buffer has to be improved to drive longer nets and has larger fanouts than it does now. This gain in performance is beneficial to clock buffers and, by extension, to clock trees.


If you require any other information or would like to place an order for NB6N14SMNG, please contact us here at ICRFQ. We will ensure that the price you pay for the item is reasonable.

4.8/5 - (397 votes)
Kevin Chen