Part Number: W25Q64JVSSIQ

Manufacturer: Winbond Electronics


Shipped from: Shenzhen/HK Warehouse

Stock Available: Check with us

Technical Specifications of W25Q64JVSSIQ

Datasheet  W25Q64JVSSIQ datasheet
Category Integrated Circuits (ICs)
Family Memory
Manufacturer Winbond Electronics
Series SpiFlash?
Packaging Tray
Part Status Active
Format – Memory FLASH
Memory Type FLASH – NOR
Memory Size 64M (8M x 8)
Speed 104MHz
Interface SPI Serial
Voltage – Supply 2.7 V ~ 3.6 V
Operating Temperature -40°C ~ 85°C (TA)
Package / Case 8-SOIC (0.209″, 5.30mm Width)
Supplier Device Package 8-SOIC

W25Q64JVSSIQ Introduction

The W25Q64JV Serial Flash memory is perfect for systems with limited space and power because it provides outstanding performance and versatility in a tiny size. With transmission rates up to 532MHz, it supports conventional and dual/quad SPI interfaces. Erasable sectors are included for increased application flexibility. Chip Select, HOLD, Serial Data Input/Output, Serial Clock, Write Protect, and Reset are some pin descriptions.

General Descriptions

The W25Q64JV (64M-bit) Serial Flash memory is a storage choice for systems with little room, power, or pins. The 25Q series provides functionality and adaptability above what conventional Serial Flash devices offer. They are ideal for code shadowing to RAM and direct code execution from Dual/Quad SPI (XIP), as well as for storing voice, text, and data. The device’s power-down current consumption is as low as 1A, and the power supply voltage ranges from 2.7V to 3.6V. All devices are offered in small packages. The W25Q64JV array comprises 32,768 programmable pages with 256 bytes apiece. 256 bytes can be programmed all at once.

Pages can be removed from memory in groups of 16, 128, 256, or the entire chip (4KB sector erase, 32KB block erase, and chip erase, respectively). The W25Q64JV has 2,048 erasable sectors and 128 erasable blocks. The small 4KB sectors give applications that need to store data and parameters more freedom in how they work.

Pin Descriptions

“Chipset” (/CS) The SPI Chip Select (/CS) pin controls whether a device is enabled or disabled. The Serial Data Output pins have high impedance when /CS is high, which means the device is deselected. Unless an internal wipe, program, or write status register cycle is processed, the device’s power consumption will be at standby levels when deselected.

When /CS is reduced, the device is chosen, power consumption increases to active levels, and commands can be written to, and data can be read from the device. Before a new command is accepted after power-up, /CS must change from high to low. The/CS input must monitor the VCC supply level at power-up and power-down. This can be done, if necessary, by connecting a pull-up resistor to the /CS pin.

● Write Protect (/WP)

Utilize the Write Protect (/WP) pin to stop others from writing to the Status Register. when coupled with the Block Protect feature of the Status Register (BP1, CMP, SEC, BP2, TB, and BP0) and Status Register Protect (SRP) bits, a portion as tiny as a 4KB sector or the entire memory array can be hardware secured. /WP pin is in active-low mode.


The /HOLD pin enables pausing the device while it is actively selected. Signals on the CLK and DI pins will be ignored when /HOLD is brought low while /CS is low, and the DO pin is at high impedance. Device operation can be resumed by raising /HOLD. When several devices share the same SPI signals, the HOLD function can be helpful. It is active low on the /HOLD pin. Since this pin is used for IO3, the /HOLD pin function is unavailable when the Status Register-2’s QE bit is set for Quad I/O.

● Reset (/RESET)(1)

On SOIC-16 and TFBGA packages, a specific hardware /RESET pin is accessible. This device will stop performing internal or external tasks after being driven low for at least one second and revert to the powered-on state.

Functional Descriptions

● Standard SPI Instructions

The serial clock, chip select (/CS), serial data input (DI), and serial data output (DO) signals make up the SPI-compliant bus that connects to the W25Q64JV. The DI input pin is used by standard SPI instructions to serially write addresses, instructions, or data to the target device on the rising edge of CLK. On the falling edge of CLK, data or status can be retrieved from the device using the DO output pin. The SPI bus is supported in modes 0 (0,0) and 3 (1,1).

The typical status of the CLK signal while the SPI bus master is on standby and no data is being sent to the Serial Flash is the main distinction between Mode 0 and Mode 3. The CLK signal for Mode 0 is often weak on the falling and rising edges of /CS. The CLK signal for Mode 3 is typically strong on the falling and rising edges of /CS.

● Dual SPI Instructions

Utilizing commands like “Fast Read Dual Output and “Fast Read Dual I/O (BBh)” will enable Dual SPI functionality on the W25Q64JV. Thanks to these instructions, data can be transferred to or from the device at a pace that is two to three times faster than with typical Serial Flash devices. The Dual SPI Read instructions are excellent for immediately running non-speed-critical code from the SPI bus (XIP) or downloading code to RAM upon power-up (code-shadowing). The DI and DO pins change to IO0 and IO1 bidirectional I/O pins when Dual SPI instructions are used.

● Quad SPI Instructions

When using instructions like “Fast Read Quad Output ” and “Fast Read Quad I/O (EBh),” the W25Q64JV supports Quad SPI operation. Data can be sent four to six times as quickly with these instructions than with regular Serial Flash. The Quad Read instructions greatly increase continuous and random access transfer rates, enabling quick code-shadowing to RAM or execution straight off the SPI bus (XIP). The DI and DO pins are converted to bidirectional IO0 and IO1 when employing Quad SPI instructions, and two extra I/O pins—IO2 and IO3—are added. The non-volatile Quad Enable bit in Status Register-2 must be set to support quad SPI instructions.


In conclusion, the W25Q64JV Serial Flash memory is a flexible and effective part perfect for small systems with constrained resources. Erasable sectors and compatibility for conventional and dual/quad SPI interfaces provide greater flexibility for various applications. At ICRFQ, we take great satisfaction in our ability to provide cost-effective, high-quality electrical parts like the W25Q64JV backed by knowledgeable customer service to ensure the success of your project. Please do not hesitate to contact our team if you require any support.

4.8/5 - (397 votes)
Kevin Chen